UC知道高分求高人翻译专业英语（通信方面）
来源：百度知道 编辑：UC知道 时间：2024/06/05 07:11:26
Device Family Support
The Phase-Locked Loops megafunction (also known as ALTPLL) supports the
following target Altera® device families:
■ Stratix® series
■ Cyclone® series
■ HardCopy® series
Introduction
As design complexities increase, the use of vendor-specific intellectual property (IP)
blocks has become a common design methodology. Altera provides parameterizable
megafunctions that are optimized for Altera device architectures. Using
megafunctions instead of coding your own logic saves valuable design time. The
Altera-provided functions offer more efficient logic synthesis and device
implementation. You can scale the size of the megafunction by setting various
parameters.
Features
The ALTPLL megafunction configures the phase-locked loops (PLLs) in the Stratix
and Cyclone series of devices. Table 1–1 shows the key features of the ALTPLL
megafunction. Not all features are supported by
The Phase-Locked Loops megafunction (also known as ALTPLL) supports the
following target Altera® device families:
■ Stratix® series
■ Cyclone® series
■ HardCopy® series
Introduction
As design complexities increase, the use of vendor-specific intellectual property (IP)
blocks has become a common design methodology. Altera provides parameterizable
megafunctions that are optimized for Altera device architectures. Using
megafunctions instead of coding your own logic saves valuable design time. The
Altera-provided functions offer more efficient logic synthesis and device
implementation. You can scale the size of the megafunction by setting various
parameters.
Features
The ALTPLL megafunction configures the phase-locked loops (PLLs) in the Stratix
and Cyclone series of devices. Table 1–1 shows the key features of the ALTPLL
megafunction. Not all features are supported by
支持器件系列
在相宏功能锁相环（也称为ALTPLL已知）支持
以下目标的Altera ®器件系列：
■的Stratix ®系列
■Cyclone ®系列
■硬拷贝®系列
导言
随着设计的复杂性增加，供应商使用特定的知识产权（IP）
大厦已成为一种普遍的设计方法。 Altera提供参数化
这是Altera器件优化的宏功能架构。使用
编码，而不是你自己的逻辑宏功能可以节省宝贵的设计时间。那个
Altera公司提供的功能，提供更加高效的逻辑综合和设备
的执行情况。您可以通过设置规模的宏功能的大小来
参数。
特征
在ALTPLL宏功能配置锁相环中的Stratix回路（PLL）
和Cyclone系列器件。表1-1显示了ALTPLL的主要特点
宏功能。并非所有的功能支持每个设备的家庭。请参阅
设备手册您的设备上使用的细节有哪些功能
支持。
表1-1。 ALTPLL宏功能特点（1 3）
功能端口/参数描述
锁相环使能输入pllena此选项添加了一个主动高启动信号的PLL。当锁相环
被禁用，PLL的不输出时钟信号。
异步
复位
areset此选项增加了一个异步重置为锁相环。积极高
启用时输入复位PLL的。
邵力14时01分07秒
1。关于本宏功能
支持器件系列
在相宏功能锁相环（也称为ALTPLL已知）支持
以下目标的Altera ®器件系列：
■的Stratix ®系列
■C